PhD in Computer Engineering
Princeton University, 2007
Fast and Accurate Statistical Simulation of Shared-Memory Applications on Multicore Systems
Article
HERO: Pbit High-Radix Optical Switch based on Integrated Silicon Photonics for Data Center
Article
Improving the thermal reliability of photonic chiplets on multicore processors
Article
A Reliability Concern on Photonic Neural Networks
Conference paper
Accelerating Cache Coherence in Manycore Processor through Silicon Photonic Chiplet
Conference paper
Energy-Efficient High-Performance Photonic Backplane Network for Rack-Scale Computing Systems
Conference paper
Conference paper
PHANES: ReRAM-Based Photonic Accelerator for Deep Neural Networks
Conference paper
Power Management for Chiplet-Based Multicore Systems Using Deep Reinforcement Learning
Conference paper
Reduce Footprints of Multiport Interferometers by Cosine-Sine-Decomposition Unfolding
Conference paper
Article
Article
Multi-core Power Management Through Deep Reinforcement Learning
Conference paper
Rejuvenate Post-Moore's Law Computing with Photonics-Electronics Hybrid Systems
Conference paper
UONN: Energy-Efficient Optical Neural Network
Conference paper
A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers
Article
CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors
Article
Article
Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect
Article
Multi-Device Collaborative Power Management through Decentralized Knowledge Sharing
Article
Article
A Fast Joint Application-Architecture Exploration Platform for Heterogeneous Systems
Book chapter
Efficient Optical Power Delivery System for Hybrid Electronic-Photonic Manycore Processors
Conference paper
Collaborative Power Management through Knowledge Sharing Among Multiple Devices
Article
Crosstalk noise reduction through adaptive power control in inter/intra-chip optical networks
Article
Silicon photonics enabled rack-scale many-core systems
Book chapter
Decentralized Collaborative Power Management through Multi-Device Knowledge Sharing
Conference paper
Scalable low-power high-performance rack-scale optical network
Conference paper
Systematic exploration of high-radix integrated silicon photonic switches for datacenters
Conference paper
Article
Workload-aware adaptive power delivery system management for many-core processors
Article
A Comprehensive Electro-Optical Model for Silicon Photonic Switches
Conference paper
Co-Manage Power Delivery and Consumption for Manycore Systems Using Reinforcement Learning
Conference paper
Cross-Layer Optimization for High-Radix Integrated Optical Switches in Data Centers
Conference paper
Lattice-matched metastable Zinc-blende MnSe1-xTex on ZnTe as a promising THz emitter material
Conference paper
Multi-device collaborative management through knowledge sharing
Conference paper
RSON: an Inter/Intra-Chip Silicon Photonic Network for Rack-scale Computing Systems
Conference paper
Alleviate Chip Pin Constraint for Multicore Processor by On/Off-Chip Power Delivery System Codesign
Article
Energy-Efficient Power Delivery System Paradigms for Many-Core Processors
Article
High-Radix Nonblocking Integrated Optical Switching Fabric for Data Center
Article
Photonic Interconnects for Computing Systems: Understanding and Pushing Design Challenges
Book
Book chapter
Unified inter-and intra-chip optical interconnect networks
Book chapter
Conference paper
Comparisons of a Novel Optical Space Switch and AWGR
Conference paper
Fast and Accurate Exploration of Multi-Level Caches Using Hierarchical Reuse Distance
Conference paper
MOCA: an Inter/Intra-Chip Optical Network for Memory
Conference paper
Thermal-sensitive design and power optimization for a 3D torus-based optical NoC
Conference paper
A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects
Article
Article
Article
Article
Improve Chip Pin Performance Using Optical Interconnects
Article
Low-Loss High-Radix Integrated Optical Switch Networks for Software-Defined Servers
Article
Inter/intra-chip Optical Interconnection Network: Opportunities, Challenges, and Implementations
Conference paper
Conference paper
Panel discussions “computing and communication evolution for IoT innovations”
Conference paper
Article
Article
An Inter/Intra-Chip Optical Network for Manycore Processors
Article
Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison
Article
Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint
Article
Adaptively Tolerate Power-Gating-Induced Power/Ground Noise under Process Variations
Conference paper
Alleviate Chip I/O Pin Constraints for Multicore Processors through Optical Interconnects
Conference paper
CLAP: a crosstalk and loss analysis platform for optical interconnects
Conference paper
Coherent crosstalk noise analyses in ring-based optical interconnects
Conference paper
Memory Access Analysis of Many-core System with Abundant Bandwidth
Conference paper
A Case Study of Signal-to-Noise Ratio in Ring-Based Optical Networks-on-Chip
Article
Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors
Article
On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip
Article
Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip
Article
System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip
Article
UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors
Article
A Case Study on the Communication and Computation Behaviors of Real Applications in NoC-based MPSoCs
Conference paper
A systematic network-on-chip traffic modeling and generation methodology
Conference paper
Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors
Conference paper
Holistic Modeling and Comparison of Inter-Chip Optical and Electrical Interconnects
Conference paper
Conference paper
On the Impact of Crosstalk Noise in Optical Networks-on-Chip
Conference paper
3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip
Article
Article
Five-Port Optical Router Based on Microring Switches for Photonic Networks-on-Chip
Article
Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip
Article
Article
System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip
Article
A Network-on-Chip Benchmark Suite Based on Real Applications
Conference paper
Conference paper
System-level Analysis of Mesh-based Hybrid Optical-Electronic Network-on-Chip
Conference paper
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Article
Article
FONoC: a Fat Tree Based Optical Network-on-Chip for Multiprocessor System-on-Chip
Book chapter
A novel low-waveguide-crossing floorplan for fat tree based optical networks-on-chip
Conference paper
Holistic comparison of optical routers for chip multiprocessors
Conference paper
Thermal analysis for 3D optical network-on-chip based on a novel low-cost 6x6 optical router
Conference paper
Coroutine-based synthesis of efficient embedded software from SystemC models
Article
Elimination of cross-talk in silicon-on-insulator waveguide crossings with optimized angle
Article
Novel RD-Optimized VBSME with Matching Highly Data Re-Usable Hardware Architecture
Article
Power Gating Aware Task Scheduling in MPSoC
Article
Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems
Article
A NoC traffic suite based on real applications
Conference paper
Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip
Conference paper
Sub-pixel downsampling of video with matching highly data re-use hardware architecture
Conference paper
A new distributed congestion control mechanism for networks on chip
Article
Design of butterfly-fat-tree optical network on-chip
Article
Simultaneous OTDM demultiplexing and data format conversion using A D flip-flop
Article
Integrated Microsystems: MEMs, Bio and Photonics Interfaces
Book chapter
A hardware-software collaborated method for soft-error tolerant MPSoC
Conference paper
A Hierarchical Hybrid Optical-Electronic Network-on-Chip
Conference paper
A Highly Data Reusable and Standard-Compliant Motion Estimation Hardware Architecture
Conference paper
A low power and standard-compliant RDO motion estimation hardware architecture for VBSME
Conference paper
Crosstalk noise and bit error rate analysis for optical network-on-chip
Conference paper
Performance evaluation of on-chip sensor network (SENoC) in MPSoC
Conference paper
Simulation and Analysis of P/G Noise in TSV based 3D MPSoC
Conference paper
UNION: A Unified Inter/Intra-Chip Optical Network for chip multiprocessors
Conference paper
Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs
Article
Article
Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow
Article
3D Optical Networks-on-chip (NoC) for Multiprocessor Systems-on-chip (MPSoC)
Conference paper
A case study of on-chip sensor network in multiprocessor system-on-chip
Conference paper
A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip
Conference paper
A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
Conference paper
A novel multiple description video coding based on H.264/AVC video coding standard
Conference paper
Conference paper
Design of 3D Optical Network on Chip
Conference paper
On-line MPSoC scheduling considering power gating induced power/ground noise
Conference paper
Reducing Wavelength Conversion Range in Space/Wavelength Switches
Article
A novel optical mesh network-on-chip for gigascale systems-on-chip
Conference paper
Design ASNoC for Low-Power SoCs
Conference paper
Design of sparse mesh for optical network on chip
Conference paper
ODOR: A microresonator-based high-performance low-cost router for optical networks-on-chip
Conference paper
A methodology for design, modeling, and analysis of networks-on-chip
Conference paper
H.264 HDTV Decoder Using Application-Specific Networks-on-Chip
Conference paper
A methodology for architectural design of multimedia multiprocessor SoCs
Article
Book chapter
A case study in networks-on-chip design for embedded video
Conference paper
Augmenting Platform-based Design with Synthesis Tools
Article
A wave-pipelined on-chip interconnect structure for networks-on-chips
Conference paper
Platform-Based Design and the First Generation Dilemma
Conference paper
Wave pipelining for application-specific networks-on-chips
Conference paper
Fast and Accurate Statistical Simulation of Shared-Memory Applications on Multicore Systems
HERO: Pbit High-Radix Optical Switch based on Integrated Silicon Photonics for Data Center
Improving the thermal reliability of photonic chiplets on multicore processors
Accelerating Cache Coherence in Manycore Processor through Silicon Photonic Chiplet
Energy-Efficient High-Performance Photonic Backplane Network for Rack-Scale Computing Systems
PHANES: ReRAM-Based Photonic Accelerator for Deep Neural Networks
Power Management for Chiplet-Based Multicore Systems Using Deep Reinforcement Learning
Reduce Footprints of Multiport Interferometers by Cosine-Sine-Decomposition Unfolding
A Cross-Layer Optimization Framework for Integrated Optical Switches in Data Centers
CAMON: Low-Cost Silicon Photonic Chiplet for Manycore Processors
Modeling and Analysis of Optical Modulators Based on Free-Carrier Plasma Dispersion Effect
Multi-Device Collaborative Power Management through Decentralized Knowledge Sharing
Collaborative Power Management through Knowledge Sharing Among Multiple Devices
Crosstalk noise reduction through adaptive power control in inter/intra-chip optical networks
A Comprehensive Electro-Optical Model for Silicon Photonic Switches
Co-Manage Power Delivery and Consumption for Manycore Systems Using Reinforcement Learning
Cross-Layer Optimization for High-Radix Integrated Optical Switches in Data Centers
Lattice-matched metastable Zinc-blende MnSe1-xTex on ZnTe as a promising THz emitter material
Multi-device collaborative management through knowledge sharing
RSON: an Inter/Intra-Chip Silicon Photonic Network for Rack-scale Computing Systems
Alleviate Chip Pin Constraint for Multicore Processor by On/Off-Chip Power Delivery System Codesign
Energy-Efficient Power Delivery System Paradigms for Many-Core Processors
High-Radix Nonblocking Integrated Optical Switching Fabric for Data Center
A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects
Low-Loss High-Radix Integrated Optical Switch Networks for Software-Defined Servers
Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison
Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint
Adaptively Tolerate Power-Gating-Induced Power/Ground Noise under Process Variations
Alleviate Chip I/O Pin Constraints for Multicore Processors through Optical Interconnects
CLAP: a crosstalk and loss analysis platform for optical interconnects
Coherent crosstalk noise analyses in ring-based optical interconnects
Memory Access Analysis of Many-core System with Abundant Bandwidth
A Case Study of Signal-to-Noise Ratio in Ring-Based Optical Networks-on-Chip
Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors
On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip
Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip
System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip
UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors
A Case Study on the Communication and Computation Behaviors of Real Applications in NoC-based MPSoCs
A systematic network-on-chip traffic modeling and generation methodology
Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors
Holistic Modeling and Comparison of Inter-Chip Optical and Electrical Interconnects
On the Impact of Crosstalk Noise in Optical Networks-on-Chip
3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip
Five-Port Optical Router Based on Microring Switches for Photonic Networks-on-Chip
Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip
System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip
Coroutine-based synthesis of efficient embedded software from SystemC models
Elimination of cross-talk in silicon-on-insulator waveguide crossings with optimized angle
Novel RD-Optimized VBSME with Matching Highly Data Re-Usable Hardware Architecture
Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems
A new distributed congestion control mechanism for networks on chip
Simultaneous OTDM demultiplexing and data format conversion using A D flip-flop
A hardware-software collaborated method for soft-error tolerant MPSoC
A Highly Data Reusable and Standard-Compliant Motion Estimation Hardware Architecture
A low power and standard-compliant RDO motion estimation hardware architecture for VBSME
Crosstalk noise and bit error rate analysis for optical network-on-chip
Performance evaluation of on-chip sensor network (SENoC) in MPSoC
UNION: A Unified Inter/Intra-Chip Optical Network for chip multiprocessors
Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs
Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow
3D Optical Networks-on-chip (NoC) for Multiprocessor Systems-on-chip (MPSoC)
A case study of on-chip sensor network in multiprocessor system-on-chip
A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip
A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
A novel multiple description video coding based on H.264/AVC video coding standard
On-line MPSoC scheduling considering power gating induced power/ground noise
A wave-pipelined on-chip interconnect structure for networks-on-chips
Alleviate Chip Pin Constraint for Multicore Processor by On/Off-Chip Power Delivery System Codesign
Article
Energy-Efficient Power Delivery System Paradigms for Many-Core Processors
Article
High-Radix Nonblocking Integrated Optical Switching Fabric for Data Center
Article
Photonic Interconnects for Computing Systems: Understanding and Pushing Design Challenges
Book
Book chapter
Unified inter-and intra-chip optical interconnect networks
Book chapter
Conference paper
Comparisons of a Novel Optical Space Switch and AWGR
Conference paper
Fast and Accurate Exploration of Multi-Level Caches Using Hierarchical Reuse Distance
Conference paper
MOCA: an Inter/Intra-Chip Optical Network for Memory
Conference paper
Thermal-sensitive design and power optimization for a 3D torus-based optical NoC
Conference paper
A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects
Article
Article
Article
Article
Improve Chip Pin Performance Using Optical Interconnects
Article
Low-Loss High-Radix Integrated Optical Switch Networks for Software-Defined Servers
Article
Inter/intra-chip Optical Interconnection Network: Opportunities, Challenges, and Implementations
Conference paper
Conference paper
Panel discussions “computing and communication evolution for IoT innovations”
Conference paper
Article
Article
An Inter/Intra-Chip Optical Network for Manycore Processors
Article
Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison
Article
Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint
Article
Adaptively Tolerate Power-Gating-Induced Power/Ground Noise under Process Variations
Conference paper
Alleviate Chip I/O Pin Constraints for Multicore Processors through Optical Interconnects
Conference paper
CLAP: a crosstalk and loss analysis platform for optical interconnects
Conference paper
Coherent crosstalk noise analyses in ring-based optical interconnects
Conference paper
Memory Access Analysis of Many-core System with Abundant Bandwidth
Conference paper
A Case Study of Signal-to-Noise Ratio in Ring-Based Optical Networks-on-Chip
Article
Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors
Article
On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip
Article
Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip
Article
System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip
Article
UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors
Article
A Case Study on the Communication and Computation Behaviors of Real Applications in NoC-based MPSoCs
Conference paper
A systematic network-on-chip traffic modeling and generation methodology
Conference paper
Characterizing power delivery systems with on/off-chip voltage regulators for many-core processors
Conference paper
Holistic Modeling and Comparison of Inter-Chip Optical and Electrical Interconnects
Conference paper
Conference paper
On the Impact of Crosstalk Noise in Optical Networks-on-Chip
Conference paper
3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip
Article
Article
Five-Port Optical Router Based on Microring Switches for Photonic Networks-on-Chip
Article
Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip
Article
Article
System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip
Article
A Network-on-Chip Benchmark Suite Based on Real Applications
Conference paper
Conference paper
System-level Analysis of Mesh-based Hybrid Optical-Electronic Network-on-Chip
Conference paper
A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
Article
Article
FONoC: a Fat Tree Based Optical Network-on-Chip for Multiprocessor System-on-Chip
Book chapter
A novel low-waveguide-crossing floorplan for fat tree based optical networks-on-chip
Conference paper
Holistic comparison of optical routers for chip multiprocessors
Conference paper
Thermal analysis for 3D optical network-on-chip based on a novel low-cost 6x6 optical router
Conference paper
Coroutine-based synthesis of efficient embedded software from SystemC models
Article
Elimination of cross-talk in silicon-on-insulator waveguide crossings with optimized angle
Article
Novel RD-Optimized VBSME with Matching Highly Data Re-Usable Hardware Architecture
Article
Power Gating Aware Task Scheduling in MPSoC
Article
Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems
Article
A NoC traffic suite based on real applications
Conference paper
Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip
Conference paper
Sub-pixel downsampling of video with matching highly data re-use hardware architecture
Conference paper
A new distributed congestion control mechanism for networks on chip
Article
Design of butterfly-fat-tree optical network on-chip
Article
Simultaneous OTDM demultiplexing and data format conversion using A D flip-flop
Article
Integrated Microsystems: MEMs, Bio and Photonics Interfaces
Book chapter
A hardware-software collaborated method for soft-error tolerant MPSoC
Conference paper
A Hierarchical Hybrid Optical-Electronic Network-on-Chip
Conference paper
A Highly Data Reusable and Standard-Compliant Motion Estimation Hardware Architecture
Conference paper
A low power and standard-compliant RDO motion estimation hardware architecture for VBSME
Conference paper
Crosstalk noise and bit error rate analysis for optical network-on-chip
Conference paper
Performance evaluation of on-chip sensor network (SENoC) in MPSoC
Conference paper
Simulation and Analysis of P/G Noise in TSV based 3D MPSoC
Conference paper
UNION: A Unified Inter/Intra-Chip Optical Network for chip multiprocessors
Conference paper
Double-Data-Rate, Wave-Pipelined Interconnect for Asynchronous NoCs
Article
Article
Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow
Article
3D Optical Networks-on-chip (NoC) for Multiprocessor Systems-on-chip (MPSoC)
Conference paper
A case study of on-chip sensor network in multiprocessor system-on-chip
Conference paper
A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip
Conference paper
A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
Conference paper
A novel multiple description video coding based on H.264/AVC video coding standard
Conference paper
Conference paper
Design of 3D Optical Network on Chip
Conference paper
On-line MPSoC scheduling considering power gating induced power/ground noise
Conference paper
Reducing Wavelength Conversion Range in Space/Wavelength Switches
Article
A novel optical mesh network-on-chip for gigascale systems-on-chip
Conference paper
Design ASNoC for Low-Power SoCs
Conference paper
Design of sparse mesh for optical network on chip
Conference paper
ODOR: A microresonator-based high-performance low-cost router for optical networks-on-chip
Conference paper
A methodology for design, modeling, and analysis of networks-on-chip
Conference paper
H.264 HDTV Decoder Using Application-Specific Networks-on-Chip
Conference paper
A methodology for architectural design of multimedia multiprocessor SoCs
Article
Book chapter
A case study in networks-on-chip design for embedded video
Conference paper
Augmenting Platform-based Design with Synthesis Tools
Article
A wave-pipelined on-chip interconnect structure for networks-on-chips
Conference paper
Platform-Based Design and the First Generation Dilemma
Conference paper
Wave pipelining for application-specific networks-on-chips
Conference paper
No Publications |
FUNH5000 | Introduction to Function Hub for Sustainable Future |
FUNH6800B | Function Hub Seminar |
MICS6990 | MPhil Thesis Research |
MICS7990 | Doctoral Thesis Research |
No Teaching Assignments |
No Teaching Assignments |
No Teaching Assignments |
No Teaching Assignments |
No Teaching Assignments |
CHEN, Bolin
(co-supervision)
Individualized Interdisciplinary Program (Microelectronics)
PRAWOTO, Reno Adley
(co-supervision)
Individualized Interdisciplinary Program (Microelectronics)
JIANG, Fan
Electronic and Computer Engineering
LI, Xianbin
Electronic and Computer Engineering
LIU, Jiaqi
Electronic and Computer Engineering
SHI, Chengao
Electronic and Computer Engineering
CHEN, Lin
Electronic and Computer Engineering
FU, Yuxiang
Electronic and Computer Engineering
LI, Chengeng
Electronic and Computer Engineering
LIU, Yinyi
Electronic and Computer Engineering
LI, Xiao
Electronic and Computer Engineering
CHEN, Shixi
Electronic and Computer Engineering
ZHANG, Jiaxu
Electronic and Computer Engineering
FENG, Jun
Electronic and Computer Engineering( Completed in 2022 )
CHEN, Xuanqi
Electronic and Computer Engineering( Completed in 2020 )
TIAN, Zhongyuan
Electronic and Computer Engineering( Completed in 2020 )
HO, Man Lee
(co-supervision)
Individualized Interdisciplinary Program (Microelectronics)( Completed in 2022 )
Update your browser to view this website correctly. Update your browser now