A 10.8-14.5-GHz Eight-Phase 12.5%-Duty-Cycle Nonoverlapping LO Generator With Automatic Phase-and-Duty-Cycle Calibration

A 50-67GHz Transformer-Based Six-Port Balanced-to-Unbalanced Quadrature Hybrid Coupler

Millimeter-Wave Varactor-Less Oscillators: A Tutorial

A 4.25GHz-8.45GHz 67%-Chirp-Fractional-Bandwidth -121.5dBc/Hz-PN@1MHz 88fs-Jitter FMCW Synthesizer with Bandwidth-Boosting and Phase-Noise-Cancellation Techniques

A 74GHz-80GHz 1.2GHz/µs-Slope 20.9mW FMCW Synthesizer with TDC-Gain-Independent Loop-Bandwidth Employing a TDC-Offset-Free Type-II Digital PLL and a Linearized Hybrid-Tuning DCO

A 157.8-166.3 GHz Fundamental Oscillator Achieving -181.9 dBc/Hz FoM in 65 nm CMOS

A 10.8-14.5GHz 8-Phase 12.5%-Duty-Cycle Non-Overlapping LO Generator with Automatic Phase-and-Duty-Cycle Calibration for 60-GHz 8-Path-Filtering Sub-Sampling Receivers

Analysis and Design of Magnetically Tuned W-Band Oscillators

Injection-Locking Techniques for CMOS Millimeter-Wave and Terahertz Signal Generation

A 59-to-276-GHz CMOS Signal Generator Using Varactor-Less VCO and Dual-Mode ILFD

A 1.92GHz-3.84GHz 0.74ps-1.09ps-Jitter Inductor-less Injection-Locked Frequency Synthesizer with Automatic Frequency Selection and Timing Alignment

ISSCC Special Event: Circuit Design and Testing Mistakes of Beginning Engineers [Conferece Reports]

A 170-GHz 23.7% Tuning-Range CMOS Injection-Locked LO Generator With Third-Harmonic Enhancement

A Fully-Integrated 0.27-THz Injection-Locked Frequency Synthesizer with Frequency-Tracking Loop in 65-nm CMOS

An 8-mW 66-GHz Active Circulator with 40dB TX-RX Isolation in 65nm CMOS for Full-Duplex Radios

A Multi-Loop-Controlled AC-Coupling Supply Modulator With a Mode-Switching CMOS PA in an EER System With Envelope Shaping

A Reconfigurable CMOS Power Amplifier Using Adaptive Biasing Technique for Wireless Monitoring Applications

An 82-107.6-GHz Integer-N ADPLL Employing a DCO with Split Transformer and Dual-Path Switched-Capacitor Ladder and a Clock-Skew-Sampling Delta-Sigma TDC

A 23-mW 60-GHz Differential Sub-Sampling PLL with an NMOS-Only Differential-Inductively-Tuned VCO

A 270-GHz Fully-Integrated Frequency Synthesizer in 65nm CMOS

Magnetic-Tuning Millimeter

Magnetic-Tuning Millimeter-Wave CMOS Oscillators

A 2.1-GHz Third-Order Cascaded PLL with Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector

A 0.3-V 2.5-mW 154-to-195GHz CMOS injection-locked LO generation with -186.5dB FoM

A 750μW -88dBm-Sensitivity CMOS Sub-harmonic Phase-Tracking Receiver

An 82-to-108GHz-181dB-FOMT ADPLL Employing a DCO with Split-Transformer and Dual-Path Switched-Capacitor Ladder and a Clock-Skew-Sampling Delta-Sigma TDC

A 0.9-5.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration

A 4-Element 60-GHz CMOS Phased-Array Receiver with Beamforming Calibration

A 7.9-GHz Transformer-Feedback Quadrature Oscillator With a Noise-Shifting Coupling Network

A Spur-and-Phase-Noise-Filtering Technique for Inductor-less Fractional-N Injection-Locked PLLs

Design and Analysis of CMOS LNAs with Transformer Feedback for Wideband Input Matching and Noise Cancellation

Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators with C-2C Exponentially Scaling Switched-Capacitor Ladder

Pole-Converging Intrastage Bandwidth Extension Technique for Wideband Amplifiers

A 2.4V 23.9dBm 35.7%-PAE -32.1dBc-ACLR LTE-20MHz Envelope-Shaping-and-Tracking System with a Multiloop-Controlled AC-Coupling Supply Modulator and a Mode-Switching PA

A 59-to-276 GHz CMOS Signal Generation for Rotational Spectroscopy

A 7.9-GHz Transformer-feedback Quadrature VCO with a Noise-shifting Coupling Network

A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz Frequency Synthesizer for Software-Defined Radios in 0.13-μm CMOS Process

Analysis and Design of Wide-Band Millimeter-Wave Transformer-Based VCO and ILFDs

Transformer-Based Design Techniques for Oscillators and Frequency Dividers

A 4.2µs-settling-time 3rd-order 2.1GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL

An 86-to-94.3GHz Transmitter with 15.3dBm Output Power and 9.6% Efficiency in 65nm CMOS

An Inductor-less Fractional-N Injection-Locked PLL with a Spur-and-Phase-Noise Filtering Technique

A WCDMA/WLAN digital polar transmitter with low-noise ADPLL, wideband PM/AM modulator, and Linearized PA

Analysis and Design of a 14.1-mW 50/100-GHz Transformer-Based PLL With Embedded Phase Shifter in 65-nm CMOS

A 70.5-to-85.5GHz 65nm Phase-Locked Loop with Passive Scaling of Loop Filter

A Dithering-Less 54.79-to-63.16GHz DCO with 4-Hz Frequency Resolution Using Exponentially-Scaling C-2C switched-capacitor Ladder

A 21-48 GHz Subharmonic Injection-Locked Fractional-N Frequency Synthesizer for Multiband Point-to-Point Backhaul Communications

A 49-to-62 GHz Quadrature VCO With Bimodal Enhanced-Magnetic-Tuning Technique

A passive RFID tag embedded temperature sensor with improved process spreads immunity for a-30̂C to 60̂C sensing range

A 0.37-to-46.5GHz Frequency Synthesizer for Software-defined Radios in 65nm Cmos

A 0.6/1.2-V 14.1-mW 96.8GHz-to-108.5GHz Transformer-based PLL with Embedded Phase Shifter in 65-nm CMOS

A WCDMA/WLAN digital polar transmitter with low-noise ADPLL, wide-band PM/AM modulator and linearized PA in 65nm CMOS

A 4-Path 42.8-to-49.5GHz LO Generation with Automatic Phase Tuning for 60GHz Phased-Array Receivers

A 57.5-90.1-GHz Magnetically Tuned Multimode CMOS VCO

A CMOS WCDMA/WLAN Digital Polar Transmitter With AM Replica Feedback Linearization

Analysis and Design of a 0.6 V 2.2 mW 58.5-to-72.9 GHz Divide-by-4 Injection-Locked Frequency Divider With Harmonic Boosting

Analysis and design of a 2.9-mW 53.4-79.4-GHz frequency-tracking injection-locked frequency divider in 65-nm COMS

A 0.9GHz-5.8GHz SDR Receiver Front-end with Transformer-based Current-gain Boosting and 81-dB 3rd-Order-harmonic Rejection Ratio

A 440-uW 60-GHz Injection-Locked Frequency Divider in 65nm CMOS

A CMOS 21-48GHz Fractional-N Synthesizer Employing Ultra-Wideband Injection-Locked Frequency Multipliers

Transformer-Based Dual-Band VCO and ILFD for Wide-Band mm-Wave LO Generation

A 4-path 42.8-to-49.5GHz LO Generation with Automatic Phase Tuning for 60GHz Phased-array Receivers

A Performance Study of Layout and Vt Options for Low Noise Amplifier Design in 65-nm CMOS

Analysis and Design of Transformer-Based Dual-Band VCO for Software-Defined Radios

Circuit and system design for an 860-960?MHz RFID reader front-ends with Tx leakage suppression in 0.18-mu m CMOS technology

Special Issue on Biomedical Applications of RF/Microwave Technologies

Special Section on the 2011 IEEE Custom Integrated Circuits Conference (CICC 2011)

A 0.6V 2.2mW 58-to-73GHz Divide-by-4 Injection-Locked Frequency Divider

A 0.8V 1.9mW 53.7-to-72.0GHz Self-Frequency-Tracking Injection-Locked Frequency Divider

A 1.2-6.6GHz LNA using transformer feedback for wideband input matching and noise cancellation in 0.13μm CMOS

A 2.9mW 53.4-79.4GHz frequency-tracking injection-locked frequency divider with 39.2% locking range in 65nm CMOS

A 4.1GHz-6.5GHz all-digital frequency synthesizer with a 2 nd-order noise-shaping TDC and a transformer-coupled QVCO

A 4.1-to-6.5GHz Transformer-coupled CMOS Quadrature Digitally-controlled Oscillator with Quantization Noise Suppression

A 49-to-62GHz CMOS quadrature VCO with bimodal enhanced magnetic tuning

A 4-Element 60-GHz CMOS Phased-Array Receiver with Transformer-Based Hybrid-Mode Mixing and Closed-Loop Beam-forming Calibration

A 57.5-to-90.1GHz Magnetically-Tuned Multi-Mode CMOS VCO

A reconfigurable 4.7–6.6GHz and 8.5–10.7GHz concurrent and dual-band oscillator in 65nm CMOS

A WCDMA/WLAN digital polar transmitter with AM replica feedback linearization in 65nm CMOS

Transformer-based current-gain-boost technique for dual-band and wide-band receiver front-ends

Design and Analysis of Varactor-Less Interpolative-Phase-Tuning Millimeter-Wave LC Oscillators with Multiphase Outputs

Special Section on 2010 IEEE Custom Integrated Circuits Conference (CICC 2010)

A 0.05-to-10GHz 19-to-22GHz and 38-to-44GHz SDR frequency synthesizer in 0.13μm CMOS

An energy harvesting circuit for GHz on-chip antenna measurement

A Dual-Band VCO with Mode-Switching Standing Wave Architecture

A sub-μmW embedded CMOS temperature sensor for RFID food monitoring application

A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor

High power amplifier based on a transformer-type power combiner in CMOS technology

A 0.8V 57GHz-to-72GHz differential-input frequency divider with locking range optimization in 0.13μm CMOS

A 24-GHz and 60-GHz dual-band standing-wave VCO in 0.13μm CMOS process

A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor

RF Energy Harvesting Circuit with On-chip Antenna for Biomedical Applications

Single-Chip UWB Transceiver in 0.18-μm CMOS Process

V-Band Varactor-less Interpolative-Phase-Tuning Oscillators with Multiphase Outputs

A 3.1 GHz-8.0 GHz Single-Chip Transceiver for MB-OFDM UWB in 0.18-mu m CMOS Process

A Fully Integrated 900 MHz Power Amplifier with New Transformer Network in CMOS Technology

0.9mW 7GHz and 1.6mW 60GHz frequency dividers with locking-range enhancement in 0.13μm CMOS

LOW-VOLTAGE TRANSFORMER-BASED CMOS VCOS AND FREQUENCY DIVIDERS

A 0.8-V 4.9-mW 1.2-GHz CMOS Fractional-N Frequency Synthesizer for UHF RFID Readers

A 1-V 9.7-mW CMOS frequency synthesizer for IEEE 802. 11a transceivers

A Double-Balanced Quadrature-Input Quadrature-Output Regenerative Frequency Divider for UWB Synthesizer Applications

A Linearization Technique for RF Receiver Front-End Using Second-Order-Intermodulation Injection

A single-chip UHF RFID reader in 0.18 mu m CMOS process

Ultra-Low-Voltage 20-GHz Frequency Dividers Using Transformer Feedback in 0.18-mu m CMOS Process

A 0.8GHz-10.6GHz SDR Low-Noise Amplifier in 0.13-mu m CMOS

A 1V CMOS quadrature LC VCO using diode coupling

A single-chip UHF RFID reader in 0.18-μm CMOS

CMOS RF Integrated Circuits and Systems for Wireless Communication

A 1.5 V 3.1 GHz-8 GHz CMOS synthesizer for 9-band MB-OFDM UWB transceivers

A 1-V 100-MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture

A 1-V 17-GHz 5-mW CMOS quadrature VCO based on transformer coupling

A 1-V 86-mW-RX 53-mW-TX single-chip CMOS transceiver for WLAN IEEE 802.11a

A 0.55-V 25-GHz transformer-coupled frequency divider with quadrature outputs

A 0.5-V 16GHz-20GHz differential injection-locked divider in 0.18-mu m CMOS process

A 0.8-V CMOS quadrature LC VCO using capacitive coupling

A 1V 1.7mW 25GHz transformer-feedback divide-by-3 frequency divider with quadrature outputs

A 1V 4GHz-and-10GHz transformer-based dual-band quadrature VCO in 0.18 mu m CMOS

A 3.1-8.0 GHz MB-OFDM UWB transceiver in 0.18 mu m CMOS

A 7-μW clock generator in 0.18-μm CMOS for passive UHF RFID EPC G2 tags

A CMOS linear-in-dB high-linearity variable-gain amplifier for UWB receivers

A linearization technique for RF receiver front-end using second-order-intermodulation injection

A mixed-signal architecture of channel select filtering with oversampled ADC for multi-standard RFID reader receiver

A mixed-signal architecture of channel select filtering with oversampled ADC for multi-standard RFID reader receiver

Design and implementation of a low-power baseband-system for RFID tag

Low power VLSI design for a RFID passive tag baseband system enhanced with an AES cryptography engine

Single-Chip UHF RFID reader in 0.18- μm CMOS

A 1-V24-GHz 17.5-mW phase-locked loop in a 0.18-mu m CMOS process

A physical model for on-chip spiral inductors with accurate substrate modeling

A 0.8-V 4.9-mW CMOS fractional-N frequency synthesizer for RFID application

A 0.9-V double-balanced quadrature-input quadrature-output frequency divider

A 1.5V 9-Band CMOS Synthesizer for MB-OFDM UWB Transceivers

A 1.5-V CMOS receiver front-end for 9-band MB-OFDM UWB system

A 1.8-V 531-mW single-chip single-conversion CMOS cable TV tuner

A 1-V 100MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture

A 1V 17GHz 5mW quadrature CMOS VCO based on transformer coupling

A 1V low-power single-chip CMOS WLAN IEEE 802.11a transceiver

A 36/44 MHz switched-capacitor bandpass filter for cable-TV tuner application

A mixed-signal architecture of channel select filtering with oversampled ADC for multi-standard RFID reader receiver

A wideband CMOS variable-gain low-noise amplifier for cable TV tuners

A 28-MHz wideband switched-capacitor bandpass filter with transmission zeros for high attenuation

A 44-MHz wideband switched-capacitor bandpass filter using double-sampling pseudo-two-path techniques

Ultra-low-voltage high-performance CMOS VCOs using transformer feedback

A 1.8-V 40-mW wide-band CMOS synthesizer for cable tuner applications

A 1-V 24-GHz 17.5-mW Phase-Locked Loop in a 0.18-um CMOS Process

A 1V 24GHz 17.5mW PLL in 0.18μm CMOS

A 1V dual-band VCO using an integrated variable inductor

A 1-V, 9.7mW CMOS frequency synthesizer for WLAN 802.11 a transceivers

RF system architectures and circuit techniques for wideband transceivers

A 1-V 5.2-GHz CMOS synthesizer for WLAN applications

Design of Low-Voltage CMOS Switched-Opamp Switched-Capacitor Systems

Low-Voltage RF CMOS Frequency Synthesizers

3.3-V 240-MS/s CMOS bandpass Sigma Delta modulator using a fast-settling double-sampling SC filter

Accurate modeling of lossy silicon substrate for on-chip inductors and transformers design

A 1.5-V 4-GHz Dynamic-Loading Regenerative Frequency Doubler in a 0.35-mu m CMOS Process

A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-mu m CMOS process

A 1-v 3.5-mw CMOS switched-opamp quadrature IF circuitry for Bluetooth receivers

A 1-V CMOS Power Amplifier for Bluetooth Applications

A 70-MHz continuous-time CMOS band-pass Sigma Delta modulator for GSM receivers

A 0.35-V 1.46-mW low-phase-noise oscillator with transformer feedback in standard 0.18-mu m CMOS process

A 0.9V 0.5 mu W CMOS single-switched-op-amp signal-conditioning system for Pacemaker applications

A 1V 10-mW Monolithic Bluetooth Receiver in a 0.35/spl mu/m CMOS Process

A 1-V 13-mW 2.5-GHz double-late phase-locked loop with phase alignment for zero delay

A 1-V 5.2-GHz 27.5-mW fully-integrated CMOS WLAN synthesizer

A 28-MHz wide-band switched-capacitor bandpass filter with high attenuation

A 1.5-v 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications

A 1-V 10.7-MHz switched-opamp, bandpass Sigma Delta modulator using double-sampling finite-gain-compensation technique

A 2-V 1.8-GHz fully integrated CMOS dual-loop frequency synthesizer

A fully integrated 900-MHz CMOS wireless receiver with on-chip RF and IF filters and 79-dB image rejection

A 0.9-V 0.2-mu w CMOS single-opamp-based switched-opamp Sigma Delta modulator for pacemaker applications

A 1.5-V 4-GHz dynamic-loading regenerative frequency doubler in a 0.35-mu m CMOS process

A 1.5-V 4-GHz dynamic-loading regenerative frequency doubler in a 0.35-μm CMOS process

A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-mu m CMOS process

A 1-V 3.5-mW CMOS switched-opamp quadrature IF circuitry for bluetooth receivers

A 1V CMOS Power Amplifier for Bluetooth Applications

A 3-V 44-MHz switched-capacitor bandpass filter for digital video application

A 1-V CMOS switched-opamp switched-capacitor pseudo-2-path filter

A 2-V 900-MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers

A 900-MHz CMOS Low-Phase-Noise Voltage-Controlled Ring Oscillator

A High-Q and Wide-Dynamic-Range 70-MHz CMOS Bandpass Filter for Wireless Receivers

A 1V 10.7MHz switched-opamp bandpass ∑Δ modulator using double- sampling finite-gain-compensation technique

A 1-V 2.4-Ghz CMOS LNA with source degeneration as image-rejection notch filter

A 1-V 2.4-Ghz CMOS RF Receiver front-end for Bluetooth application

A fully-integrated 900-MHz CMOS wireless receiver with on-chip RF and IF filters and 79-dB image rejection

A monolithic 2-V 950-MHz CMOS bandpass amplifier with A notch filter for wireless receivers

Design theory and performance of 1-GHz CMOS downconversion and upconversion mixers

1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications

2-V 1.8-GHz fully-integrated CMOS dual-loop frequency synthesizer

A 1V CMOS switched-opamp switched-capacitor pseudo-2-path filter

A 2-V 900-MHz CMOS mixer for GSM receivers

A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Wireless Receivers

A 70-MHz 70-dB-gain VGA with automatic continuous-time offset cancellation

A 70-MHz continuous-time CMOS band-pass Sigma Delta modulator for GSM receivers

High-Q and wide-dynamic-range CMOS IF bandpass filter for monolithic receivers

Design and analysis of a microgyroscope with sol-gel piezoelectric plate

Power Optimization for Pipeline Analog-to-Digital Converters

2-V 0.8-μM CMOS monolithic RF filter for GSM receivers

2-V 900-Mhz quadrature coupled LC oscillators with improved amplitude and phase matchings

A fourth-order CMOS bandpass amplifier with high linearity and high image rejection for GSM receivers

Design and Performance of a Piezoelectric Microgyroscope

A 3-V 1.3-to-1.8-GHz CMOS voltage-controlled oscillator with 0.3-ps jitter

A 3V 45mW CMOS differential bandpass amplifier for GSM receivers

CMOS current-mode pipeline ADC using zero-voltage sampling technique

Performance of a simple highly-linear MOS analog mixer

3 V 1.3-to-1.8 GHz CMOS voltage-controlled oscillator with 0.3 ps-Jitter

Piezoelectric-plate microgyroscope

3-V, 1.47-mW, 120-MHz comparator for use in a pipeline ADC

MOS analog mixer using a cross-coupled pair with source followers

Ultra-High-Speed Superconducting Voltage-State Logic Family

Multi-Gigahertz Performance of a Fully Parallel Superconducting Analog-To-Digital Converter

Fully parallel superconducting analog-to-digital converter

High-Speed Measurement of Fang-Type Analog-To-Digital Converter and a New Logic Family

A 2.1-GHz Third-Order Cascaded PLL with Sub-Sampling DLL and Clock-Skew-Sampling Phase Detector

Article

A 0.3-V 2.5-mW 154-to-195GHz CMOS injection-locked LO generation with -186.5dB FoM

Conference paper

A 750μW -88dBm-Sensitivity CMOS Sub-harmonic Phase-Tracking Receiver

Conference paper

An 82-to-108GHz-181dB-FOMT ADPLL Employing a DCO with Split-Transformer and Dual-Path Switched-Capacitor Ladder and a Clock-Skew-Sampling Delta-Sigma TDC

Conference paper

A 0.9-5.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration

Article

A 4-Element 60-GHz CMOS Phased-Array Receiver with Beamforming Calibration

Article

A 7.9-GHz Transformer-Feedback Quadrature Oscillator With a Noise-Shifting Coupling Network

Article

A Spur-and-Phase-Noise-Filtering Technique for Inductor-less Fractional-N Injection-Locked PLLs

Article

Design and Analysis of CMOS LNAs with Transformer Feedback for Wideband Input Matching and Noise Cancellation

Article

Design and Analysis of Millimeter-Wave Digitally Controlled Oscillators with C-2C Exponentially Scaling Switched-Capacitor Ladder

Article

Pole-Converging Intrastage Bandwidth Extension Technique for Wideband Amplifiers

Article

A 2.4V 23.9dBm 35.7%-PAE -32.1dBc-ACLR LTE-20MHz Envelope-Shaping-and-Tracking System with a Multiloop-Controlled AC-Coupling Supply Modulator and a Mode-Switching PA

Conference paper

A 59-to-276 GHz CMOS Signal Generation for Rotational Spectroscopy

Conference paper

A 7.9-GHz Transformer-feedback Quadrature VCO with a Noise-shifting Coupling Network

Conference paper

A 0.05- to 10-GHz, 19- to 22-GHz, and 38- to 44-GHz Frequency Synthesizer for Software-Defined Radios in 0.13-μm CMOS Process

Article

Analysis and Design of Wide-Band Millimeter-Wave Transformer-Based VCO and ILFDs

Article

Transformer-Based Design Techniques for Oscillators and Frequency Dividers

Book

A 4.2µs-settling-time 3rd-order 2.1GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL

Conference paper

An 86-to-94.3GHz Transmitter with 15.3dBm Output Power and 9.6% Efficiency in 65nm CMOS

Conference paper

An Inductor-less Fractional-N Injection-Locked PLL with a Spur-and-Phase-Noise Filtering Technique

Conference paper

A WCDMA/WLAN digital polar transmitter with low-noise ADPLL, wideband PM/AM modulator, and Linearized PA

Article

Analysis and Design of a 14.1-mW 50/100-GHz Transformer-Based PLL With Embedded Phase Shifter in 65-nm CMOS

Article

A 70.5-to-85.5GHz 65nm Phase-Locked Loop with Passive Scaling of Loop Filter

Conference paper

A Dithering-Less 54.79-to-63.16GHz DCO with 4-Hz Frequency Resolution Using Exponentially-Scaling C-2C switched-capacitor Ladder

Conference paper

A 21-48 GHz Subharmonic Injection-Locked Fractional-N Frequency Synthesizer for Multiband Point-to-Point Backhaul Communications

Article

A 49-to-62 GHz Quadrature VCO With Bimodal Enhanced-Magnetic-Tuning Technique

Article

A passive RFID tag embedded temperature sensor with improved process spreads immunity for a-30̂C to 60̂C sensing range

Article

A 0.37-to-46.5GHz Frequency Synthesizer for Software-defined Radios in 65nm Cmos

Conference paper

A 0.6/1.2-V 14.1-mW 96.8GHz-to-108.5GHz Transformer-based PLL with Embedded Phase Shifter in 65-nm CMOS

Conference paper

A WCDMA/WLAN digital polar transmitter with low-noise ADPLL, wide-band PM/AM modulator and linearized PA in 65nm CMOS

Conference paper

A 4-Path 42.8-to-49.5GHz LO Generation with Automatic Phase Tuning for 60GHz Phased-Array Receivers

Article

A 57.5-90.1-GHz Magnetically Tuned Multimode CMOS VCO

Article

A CMOS WCDMA/WLAN Digital Polar Transmitter With AM Replica Feedback Linearization

Article

Analysis and Design of a 0.6 V 2.2 mW 58.5-to-72.9 GHz Divide-by-4 Injection-Locked Frequency Divider With Harmonic Boosting

Article

Analysis and design of a 2.9-mW 53.4-79.4-GHz frequency-tracking injection-locked frequency divider in 65-nm COMS

Article

A 0.9GHz-5.8GHz SDR Receiver Front-end with Transformer-based Current-gain Boosting and 81-dB 3rd-Order-harmonic Rejection Ratio

Conference paper

A 440-uW 60-GHz Injection-Locked Frequency Divider in 65nm CMOS

Conference paper

A CMOS 21-48GHz Fractional-N Synthesizer Employing Ultra-Wideband Injection-Locked Frequency Multipliers

Conference paper

Transformer-Based Dual-Band VCO and ILFD for Wide-Band mm-Wave LO Generation

Conference paper

A 4-path 42.8-to-49.5GHz LO Generation with Automatic Phase Tuning for 60GHz Phased-array Receivers

Article

A Performance Study of Layout and Vt Options for Low Noise Amplifier Design in 65-nm CMOS

Article

Analysis and Design of Transformer-Based Dual-Band VCO for Software-Defined Radios

Article

Circuit and system design for an 860-960?MHz RFID reader front-ends with Tx leakage suppression in 0.18-mu m CMOS technology

Article

Special Issue on Biomedical Applications of RF/Microwave Technologies

Article

Special Section on the 2011 IEEE Custom Integrated Circuits Conference (CICC 2011)

Article

A 0.6V 2.2mW 58-to-73GHz Divide-by-4 Injection-Locked Frequency Divider

Conference paper

A 0.8V 1.9mW 53.7-to-72.0GHz Self-Frequency-Tracking Injection-Locked Frequency Divider

Conference paper

A 1.2-6.6GHz LNA using transformer feedback for wideband input matching and noise cancellation in 0.13μm CMOS

Conference paper

A 2.9mW 53.4-79.4GHz frequency-tracking injection-locked frequency divider with 39.2% locking range in 65nm CMOS

Conference paper

A 4.1GHz-6.5GHz all-digital frequency synthesizer with a 2 nd-order noise-shaping TDC and a transformer-coupled QVCO

Conference paper

A 4.1-to-6.5GHz Transformer-coupled CMOS Quadrature Digitally-controlled Oscillator with Quantization Noise Suppression

Conference paper

A 49-to-62GHz CMOS quadrature VCO with bimodal enhanced magnetic tuning

Conference paper

A 4-Element 60-GHz CMOS Phased-Array Receiver with Transformer-Based Hybrid-Mode Mixing and Closed-Loop Beam-forming Calibration

Conference paper

A 57.5-to-90.1GHz Magnetically-Tuned Multi-Mode CMOS VCO

Conference paper

A reconfigurable 4.7–6.6GHz and 8.5–10.7GHz concurrent and dual-band oscillator in 65nm CMOS

Conference paper

A WCDMA/WLAN digital polar transmitter with AM replica feedback linearization in 65nm CMOS

Conference paper

Transformer-based current-gain-boost technique for dual-band and wide-band receiver front-ends

Conference paper

Design and Analysis of Varactor-Less Interpolative-Phase-Tuning Millimeter-Wave LC Oscillators with Multiphase Outputs

Article

Special Section on 2010 IEEE Custom Integrated Circuits Conference (CICC 2010)

Article

A 0.05-to-10GHz 19-to-22GHz and 38-to-44GHz SDR frequency synthesizer in 0.13μm CMOS

Conference paper

An energy harvesting circuit for GHz on-chip antenna measurement

Conference paper

A Dual-Band VCO with Mode-Switching Standing Wave Architecture

Article

A sub-μmW embedded CMOS temperature sensor for RFID food monitoring application

Article

A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor

Article

High power amplifier based on a transformer-type power combiner in CMOS technology

Article

A 0.8V 57GHz-to-72GHz differential-input frequency divider with locking range optimization in 0.13μm CMOS

Conference paper

A 24-GHz and 60-GHz dual-band standing-wave VCO in 0.13μm CMOS process

Conference paper

A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor

Conference paper

RF Energy Harvesting Circuit with On-chip Antenna for Biomedical Applications

Conference paper

Single-Chip UWB Transceiver in 0.18-μm CMOS Process

Conference paper

V-Band Varactor-less Interpolative-Phase-Tuning Oscillators with Multiphase Outputs

Conference paper

A 3.1 GHz-8.0 GHz Single-Chip Transceiver for MB-OFDM UWB in 0.18-mu m CMOS Process

Article

A Fully Integrated 900 MHz Power Amplifier with New Transformer Network in CMOS Technology

Article

0.9mW 7GHz and 1.6mW 60GHz frequency dividers with locking-range enhancement in 0.13μm CMOS

Conference paper

LOW-VOLTAGE TRANSFORMER-BASED CMOS VCOS AND FREQUENCY DIVIDERS

Conference paper

A 0.8-V 4.9-mW 1.2-GHz CMOS Fractional-N Frequency Synthesizer for UHF RFID Readers

Article

A 1-V 9.7-mW CMOS frequency synthesizer for IEEE 802. 11a transceivers

Article

A Double-Balanced Quadrature-Input Quadrature-Output Regenerative Frequency Divider for UWB Synthesizer Applications

Article

A Linearization Technique for RF Receiver Front-End Using Second-Order-Intermodulation Injection

Article

A single-chip UHF RFID reader in 0.18 mu m CMOS process

Article

Ultra-Low-Voltage 20-GHz Frequency Dividers Using Transformer Feedback in 0.18-mu m CMOS Process

Article

A 0.8GHz-10.6GHz SDR Low-Noise Amplifier in 0.13-mu m CMOS

Conference paper

A 1V CMOS quadrature LC VCO using diode coupling

Conference paper

A single-chip UHF RFID reader in 0.18-μm CMOS

Conference paper

CMOS RF Integrated Circuits and Systems for Wireless Communication

Conference paper

A 1.5 V 3.1 GHz-8 GHz CMOS synthesizer for 9-band MB-OFDM UWB transceivers

Article

A 1-V 100-MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture

Article

A 1-V 17-GHz 5-mW CMOS quadrature VCO based on transformer coupling

Article

A 1-V 86-mW-RX 53-mW-TX single-chip CMOS transceiver for WLAN IEEE 802.11a

Article

A 0.55-V 25-GHz transformer-coupled frequency divider with quadrature outputs

Conference paper

A 0.5-V 16GHz-20GHz differential injection-locked divider in 0.18-mu m CMOS process

Conference paper

A 0.8-V CMOS quadrature LC VCO using capacitive coupling

Conference paper

A 1V 1.7mW 25GHz transformer-feedback divide-by-3 frequency divider with quadrature outputs

Conference paper

A 1V 4GHz-and-10GHz transformer-based dual-band quadrature VCO in 0.18 mu m CMOS

Conference paper

A 3.1-8.0 GHz MB-OFDM UWB transceiver in 0.18 mu m CMOS

Conference paper

A 7-μW clock generator in 0.18-μm CMOS for passive UHF RFID EPC G2 tags

Conference paper

A CMOS linear-in-dB high-linearity variable-gain amplifier for UWB receivers

Conference paper

A linearization technique for RF receiver front-end using second-order-intermodulation injection

Conference paper

A mixed-signal architecture of channel select filtering with oversampled ADC for multi-standard RFID reader receiver

Conference paper

A mixed-signal architecture of channel select filtering with oversampled ADC for multi-standard RFID reader receiver

Conference paper

Design and implementation of a low-power baseband-system for RFID tag

Conference paper

Low power VLSI design for a RFID passive tag baseband system enhanced with an AES cryptography engine

Conference paper

Single-Chip UHF RFID reader in 0.18- μm CMOS

Conference paper

A 1-V24-GHz 17.5-mW phase-locked loop in a 0.18-mu m CMOS process

Article

A physical model for on-chip spiral inductors with accurate substrate modeling

Article

A 0.8-V 4.9-mW CMOS fractional-N frequency synthesizer for RFID application

Conference paper

A 0.9-V double-balanced quadrature-input quadrature-output frequency divider

Conference paper

A 1.5V 9-Band CMOS Synthesizer for MB-OFDM UWB Transceivers

Conference paper

A 1.5-V CMOS receiver front-end for 9-band MB-OFDM UWB system

Conference paper

A 1.8-V 531-mW single-chip single-conversion CMOS cable TV tuner

Conference paper

A 1-V 100MS/s 8-bit CMOS switched-opamp pipelined ADC using loading-free architecture

Conference paper

A 1V 17GHz 5mW quadrature CMOS VCO based on transformer coupling

Conference paper

A 1V low-power single-chip CMOS WLAN IEEE 802.11a transceiver

Conference paper

A 36/44 MHz switched-capacitor bandpass filter for cable-TV tuner application

Conference paper

A mixed-signal architecture of channel select filtering with oversampled ADC for multi-standard RFID reader receiver

Conference paper

A wideband CMOS variable-gain low-noise amplifier for cable TV tuners

Conference paper

A 28-MHz wideband switched-capacitor bandpass filter with transmission zeros for high attenuation

Article

A 44-MHz wideband switched-capacitor bandpass filter using double-sampling pseudo-two-path techniques

Article

Ultra-low-voltage high-performance CMOS VCOs using transformer feedback

Article

A 1.8-V 40-mW wide-band CMOS synthesizer for cable tuner applications

Conference paper

A 1-V 24-GHz 17.5-mW Phase-Locked Loop in a 0.18-um CMOS Process

Conference paper

A 1V 24GHz 17.5mW PLL in 0.18μm CMOS

Conference paper

A 1V dual-band VCO using an integrated variable inductor

Conference paper

A 1-V, 9.7mW CMOS frequency synthesizer for WLAN 802.11 a transceivers

Conference paper

RF system architectures and circuit techniques for wideband transceivers

Conference paper

A 1-V 5.2-GHz CMOS synthesizer for WLAN applications

Article

Design of Low-Voltage CMOS Switched-Opamp Switched-Capacitor Systems

Book

Low-Voltage RF CMOS Frequency Synthesizers

Book

3.3-V 240-MS/s CMOS bandpass Sigma Delta modulator using a fast-settling double-sampling SC filter

Conference paper

Accurate modeling of lossy silicon substrate for on-chip inductors and transformers design

Conference paper

A 1.5-V 4-GHz Dynamic-Loading Regenerative Frequency Doubler in a 0.35-mu m CMOS Process

Article

A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-mu m CMOS process

Article

A 1-v 3.5-mw CMOS switched-opamp quadrature IF circuitry for Bluetooth receivers

Article

A 1-V CMOS Power Amplifier for Bluetooth Applications

Article

A 70-MHz continuous-time CMOS band-pass Sigma Delta modulator for GSM receivers

Article

A 0.35-V 1.46-mW low-phase-noise oscillator with transformer feedback in standard 0.18-mu m CMOS process

Conference paper

A 0.9V 0.5 mu W CMOS single-switched-op-amp signal-conditioning system for Pacemaker applications

Conference paper

A 1V 10-mW Monolithic Bluetooth Receiver in a 0.35/spl mu/m CMOS Process

Conference paper

A 1-V 13-mW 2.5-GHz double-late phase-locked loop with phase alignment for zero delay

Conference paper

A 1-V 5.2-GHz 27.5-mW fully-integrated CMOS WLAN synthesizer

Conference paper

A 28-MHz wide-band switched-capacitor bandpass filter with high attenuation

Conference paper

A 1.5-v 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications

Article

A 1-V 10.7-MHz switched-opamp, bandpass Sigma Delta modulator using double-sampling finite-gain-compensation technique

Article

A 2-V 1.8-GHz fully integrated CMOS dual-loop frequency synthesizer

Article

A fully integrated 900-MHz CMOS wireless receiver with on-chip RF and IF filters and 79-dB image rejection

Article

A 0.9-V 0.2-mu w CMOS single-opamp-based switched-opamp Sigma Delta modulator for pacemaker applications

Conference paper

A 1.5-V 4-GHz dynamic-loading regenerative frequency doubler in a 0.35-mu m CMOS process

Conference paper

A 1.5-V 4-GHz dynamic-loading regenerative frequency doubler in a 0.35-μm CMOS process

Conference paper

A 1-V 2.5-mW 5.2-GHz frequency divider in a 0.35-mu m CMOS process

Conference paper

A 1-V 3.5-mW CMOS switched-opamp quadrature IF circuitry for bluetooth receivers

Conference paper

A 1V CMOS Power Amplifier for Bluetooth Applications

Conference paper

A 3-V 44-MHz switched-capacitor bandpass filter for digital video application

Conference paper

A 1-V CMOS switched-opamp switched-capacitor pseudo-2-path filter

Article

A 2-V 900-MHz monolithic CMOS dual-loop frequency synthesizer for GSM receivers

Article

A 900-MHz CMOS Low-Phase-Noise Voltage-Controlled Ring Oscillator

Article

A High-Q and Wide-Dynamic-Range 70-MHz CMOS Bandpass Filter for Wireless Receivers

Article

A 1V 10.7MHz switched-opamp bandpass ∑Δ modulator using double- sampling finite-gain-compensation technique

Conference paper

A 1-V 2.4-Ghz CMOS LNA with source degeneration as image-rejection notch filter

Conference paper

A 1-V 2.4-Ghz CMOS RF Receiver front-end for Bluetooth application

Conference paper

A fully-integrated 900-MHz CMOS wireless receiver with on-chip RF and IF filters and 79-dB image rejection

Conference paper

A monolithic 2-V 950-MHz CMOS bandpass amplifier with A notch filter for wireless receivers

Conference paper

Design theory and performance of 1-GHz CMOS downconversion and upconversion mixers

Article

1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications

Conference paper

2-V 1.8-GHz fully-integrated CMOS dual-loop frequency synthesizer

Conference paper

A 1V CMOS switched-opamp switched-capacitor pseudo-2-path filter

Conference paper

A 2-V 900-MHz CMOS mixer for GSM receivers

Conference paper

A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Wireless Receivers

Conference paper

A 70-MHz 70-dB-gain VGA with automatic continuous-time offset cancellation

Conference paper

A 70-MHz continuous-time CMOS band-pass Sigma Delta modulator for GSM receivers

Conference paper

High-Q and wide-dynamic-range CMOS IF bandpass filter for monolithic receivers

Conference paper

Design and analysis of a microgyroscope with sol-gel piezoelectric plate

Article

Power Optimization for Pipeline Analog-to-Digital Converters

Article

2-V 0.8-μM CMOS monolithic RF filter for GSM receivers

Conference paper

2-V 900-Mhz quadrature coupled LC oscillators with improved amplitude and phase matchings

Conference paper

A fourth-order CMOS bandpass amplifier with high linearity and high image rejection for GSM receivers

Conference paper

Design and Performance of a Piezoelectric Microgyroscope

Conference paper

A 3-V 1.3-to-1.8-GHz CMOS voltage-controlled oscillator with 0.3-ps jitter

Article

A 3V 45mW CMOS differential bandpass amplifier for GSM receivers

Conference paper

CMOS current-mode pipeline ADC using zero-voltage sampling technique

Conference paper

Performance of a simple highly-linear MOS analog mixer

Article

3 V 1.3-to-1.8 GHz CMOS voltage-controlled oscillator with 0.3 ps-Jitter

Conference paper

Piezoelectric-plate microgyroscope

Conference paper

3-V, 1.47-mW, 120-MHz comparator for use in a pipeline ADC

Conference paper

MOS analog mixer using a cross-coupled pair with source followers

Conference paper

Ultra-High-Speed Superconducting Voltage-State Logic Family

Article

Multi-Gigahertz Performance of a Fully Parallel Superconducting Analog-To-Digital Converter

Conference paper

Fully parallel superconducting analog-to-digital converter

Article

High-Speed Measurement of Fang-Type Analog-To-Digital Converter and a New Logic Family

Conference paper